|
---------------------------------------------------------------------------
|
|
-- (c) 2013,2015 mark watson
|
|
-- I am happy for anyone to use this for non-commercial use.
|
|
-- If my vhdl files are used commercially or otherwise sold,
|
|
-- please contact me for explicit permission at scrameta (gmail).
|
|
-- This applies for source and binary form and derived works.
|
|
---------------------------------------------------------------------------
|
|
LIBRARY ieee;
|
|
USE ieee.std_logic_1164.all;
|
|
|
|
ENTITY sram IS
|
|
PORT
|
|
(
|
|
ADDRESS : IN STD_LOGIC_VECTOR(18 DOWNTO 0);
|
|
DIN : IN STD_LOGIC_vector(7 downto 0);
|
|
WREN : IN STD_LOGIC;
|
|
|
|
clk : in std_logic;
|
|
reset_n : in std_logic;
|
|
|
|
request : in std_logic;
|
|
|
|
-- SRAM interface
|
|
SRAM_ADDR: OUT STD_LOGIC_VECTOR(17 downto 0);
|
|
SRAM_CE_N: OUT STD_LOGIC;
|
|
SRAM_OE_N: OUT STD_LOGIC;
|
|
SRAM_WE_N: OUT STD_LOGIC;
|
|
|
|
SRAM_LB_N: OUT STD_LOGIC;
|
|
SRAM_UB_N: OUT STD_LOGIC;
|
|
|
|
SRAM_DQ: INOUT STD_LOGIC_VECTOR(7 downto 0);
|
|
|
|
-- Provide data to system
|
|
DOUT : OUT STD_LOGIC_VECTOR(15 downto 0);
|
|
complete : out std_logic
|
|
);
|
|
|
|
END sram;
|
|
|
|
-- TODO, implement 32-bit accesses in two cycles
|
|
|
|
-- first cycle, capture inputs
|
|
-- second cycle, sram access
|
|
ARCHITECTURE slow OF sram IS
|
|
signal oe_n_next : std_logic;
|
|
signal oe_n_reg : std_logic;
|
|
|
|
signal we_n_next : std_logic;
|
|
signal we_n_reg : std_logic;
|
|
|
|
signal data_next : std_logic_vector(7 downto 0);
|
|
signal data_reg : std_logic_vector(7 downto 0);
|
|
|
|
signal request_next : std_logic;
|
|
signal request_reg : std_logic;
|
|
BEGIN
|
|
-- registers
|
|
process(clk,reset_n)
|
|
begin
|
|
if (reset_n = '0') then
|
|
oe_n_reg <= '1';
|
|
we_n_reg <= '1';
|
|
data_reg <= (others=>'0');
|
|
request_reg <= '0';
|
|
elsif (clk'event and clk='1') then
|
|
oe_n_reg <= oe_n_next;
|
|
we_n_reg <= we_n_next;
|
|
data_reg <= data_next;
|
|
request_reg <= request_next;
|
|
end if;
|
|
end process;
|
|
|
|
-- next state
|
|
process(din,wren,request,request_reg)
|
|
begin
|
|
data_next <= din;
|
|
request_next <= '0';
|
|
|
|
oe_n_next <= '0';
|
|
we_n_next <= '1';
|
|
|
|
if (request = '1') then
|
|
-- on second cycle do write - address/data stable by now guaranteed (normal timequest...)
|
|
oe_n_next <= wren;
|
|
we_n_next <= not(wren);
|
|
request_next <= '1';
|
|
end if;
|
|
end process;
|
|
|
|
-- output
|
|
SRAM_ADDR <= address;
|
|
SRAM_CE_N <= '0';
|
|
SRAM_OE_N <= oe_n_reg;
|
|
SRAM_WE_N <= we_n_reg;
|
|
SRAM_DQ <= data_reg when we_n_reg = '0' else (others=>'Z');
|
|
|
|
DOUT <= SRAM_DQ;
|
|
|
|
complete <= request_reg;
|
|
|
|
--GPIO <= (others=>'0');
|
|
END slow;
|
|
|