Project

General

Profile

« Previous | Next » 

Revision 82

Added by markw about 11 years ago

tb tweaks

View differences:

common/antic.wcfg
</top_modules>
</db_ref>
</db_ref_list>
<WVObjectSize size="34" />
<WVObjectSize size="36" />
<wave_markers>
<marker time="517213670600" label="" />
</wave_markers>
......
<obj_property name="ObjectShortName">delay_display_shift_reg[24:0]</obj_property>
<obj_property name="Radix">HEXRADIX</obj_property>
</wvobject>
<wvobject fp_name="/antic_tb/antic1/antic_ready" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">antic_ready</obj_property>
<obj_property name="ObjectShortName">antic_ready</obj_property>
</wvobject>
<wvobject fp_name="/antic_tb/antic1/wsync_delay/data_in" type="logic" db_ref_id="1">
<obj_property name="ElementShortName">data_in</obj_property>
<obj_property name="ObjectShortName">data_in</obj_property>
</wvobject>
</wave_config>
common/tb_antic/antic_tb.vhd
wait for 1100ns;
wait until cpu_shared_enable = '1';
cpu_wr_en <= '1';
cpu_addr<= x"d402";
cpu_data_in <= x"00";
wait for clk_a_period;
wait until cpu_shared_enable = '0';
cpu_wr_en <= '0';
wait until cpu_shared_enable = '1';
cpu_wr_en <= '1';
cpu_addr<= x"d403";
cpu_data_in <= x"06";
wait for clk_a_period;
wait until cpu_shared_enable = '0';
cpu_wr_en <= '0';
wait until cpu_shared_enable = '1';
cpu_wr_en <= '1';
cpu_addr <= x"d400";
cpu_data_in <= x"22";
wait for clk_a_period;
wait until cpu_shared_enable = '0';
cpu_wr_en <= '0';
wait until cpu_shared_enable = '1';
wait for clk_a_period*7;
cpu_wr_en <= '1';
cpu_addr <= x"d40a";
cpu_data_in <= x"11";
wait for clk_a_period*1;
cpu_wr_en <= '0';
wait for 100000000us;
end process;

Also available in: Unified diff