repo2/eclaireXL/pll_usb.cmp @ 474
|
component pll_usb is
|
|
|
port (
|
|
|
refclk : in std_logic := 'X'; -- clk
|
|
|
rst : in std_logic := 'X'; -- reset
|
|
|
outclk_0 : out std_logic; -- clk
|
|
|
locked : out std_logic -- export
|
|
|
);
|
|
|
end component pll_usb;
|
|
|
|