Project

General

Profile

<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
<file path="pll_usb_sim/pll_usb.vho" type="VHDL" />
<topLevel name="pll_usb" />
<deviceFamily name="cyclonev" />
</simPackage>
(35-35/40)