Project

General

Profile

« Previous | Next » 

Revision 355

Added by markw over 10 years ago

Do not disable AVR, having it reset screws things up. Switch PS2 back to port1. Add LEDs for SIO state.

View differences:

papilioduo/atari800core_papilioduo.vhd
EXT_CLK : in std_logic_vector(ext_clock downto 1);
EXT_PLL_LOCKED : in std_logic_vector(ext_clock downto 1);
PS2_CLK2 : IN STD_LOGIC;
PS2_DAT2 : IN STD_LOGIC;
--PS2_CLK1 : IN STD_LOGIC;
--PS2_DAT1 : IN STD_LOGIC;
--PS2_CLK2 : IN STD_LOGIC;
--PS2_DAT2 : IN STD_LOGIC;
PS2_CLK1 : IN STD_LOGIC;
PS2_DAT1 : IN STD_LOGIC;
--NET PS2_DAT1 LOC="P120" | IOSTANDARD=LVTTL; # A4
--NET PS2_CLK1 LOC="P121" | IOSTANDARD=LVTTL; # A5
......
signal ram_width32bit : std_logic;
BEGIN
ARDUINO_RESET <= '0'; -- hold arduino in reset for now
ARDUINO_RESET <= '1'; -- force arduino out of reset, when its reset some of our input pins are screwed up
LED1 <= '1';
LED2 <= '0';
LED3 <= '1';
LED4 <= '0';
LED2 <= not(zpu_sio_command);
LED3 <= not(zpu_sio_txd);
LED4 <= not(zpu_sio_rxd);
dac : hq_dac
port map
......
(
CLK => clk,
RESET_N => reset_n,
--PS2_CLK => PS2_CLK1,
--PS2_DAT => PS2_DAT1,
PS2_CLK => PS2_CLK2, -- First port seems to have issues, use 2nd for now
PS2_DAT => PS2_DAT2,
PS2_CLK => PS2_CLK1,
PS2_DAT => PS2_DAT1,
INPUT => zpu_out4,
papilioduo/papilioduo.ucf
#NET RS232_TX LOC="P117" | IOSTANDARD=LVTTL; # A1
NET SD_MISO LOC="P118" | IOSTANDARD=LVTTL; # A2
NET SD_CD LOC="P119" | IOSTANDARD=LVTTL; # A3
#NET PS2_DAT1 LOC="P120" | IOSTANDARD=LVTTL; # A4
#NET PS2_CLK1 LOC="P121" | IOSTANDARD=LVTTL; # A5
NET PS2_DAT1 LOC="P120" | IOSTANDARD=LVTTL; # A4
NET PS2_CLK1 LOC="P121" | IOSTANDARD=LVTTL; # A5
NET JOYSTICK1_5 LOC="P123" | IOSTANDARD=LVTTL; # A6
NET JOYSTICK1_9 LOC="P124" | IOSTANDARD=LVTTL; # A7
NET JOYSTICK1_4 LOC="P126" | IOSTANDARD=LVTTL; # A8
......
NET JOYSTICK2_6 LOC="P82" | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST; # D5
NET JOYSTICK2_7 LOC="P80" | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST; # D6
NET JOYSTICK2_9 LOC="P78" | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST; # D7
NET PS2_CLK2 LOC="P74" | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST; # D8
NET PS2_DAT2 LOC="P66" | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST; # D9
#NET PS2_CLK2 LOC="P74" | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST; # D8
#NET PS2_DAT2 LOC="P66" | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST; # D9
#NET AUDIO2_RIGHT LOC="P61" | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST; # D10
#NET AUDIO2_LEFT LOC="P58" | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST; # D11
NET LED1 LOC="P56" | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST; # D12

Also available in: Unified diff