repo2/eclaireXL_ITX/zpu_rom.cmp @ 1475
| 644 | markw | --Copyright (C) 2017 Intel Corporation. All rights reserved.
|
|
--Your use of Intel Corporation's design tools, logic functions
|
|||
| 479 | markw | --and other software and tools, and its AMPP partner logic
|
|
--functions, and any output files from any of the foregoing
|
|||
--(including device programming or simulation files), and any
|
|||
--associated documentation or information are expressly subject
|
|||
| 644 | markw | --to the terms and conditions of the Intel Program License
|
|
--Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|||
--the Intel FPGA IP License Agreement, or other applicable license
|
|||
--agreement, including, without limitation, that your use is for
|
|||
--the sole purpose of programming logic devices manufactured by
|
|||
--Intel and sold by Intel or its authorized distributors. Please
|
|||
--refer to the applicable agreement for further details.
|
|||
| 479 | markw | ||
component zpu_rom
|
|||
PORT
|
|||
(
|
|||
| 644 | markw | address : IN STD_LOGIC_VECTOR (13 DOWNTO 0);
|
|
| 479 | markw | clock : IN STD_LOGIC := '1';
|
|
q : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
|
|||
);
|
|||
end component;
|