Project

General

Profile

« Previous | Next » 

Revision 1350

Added by markw over 3 years ago

Synchronous clock length bug fix

View differences:

atari_chips/pokeyv2/pokey/pokey.vhdl
process(sio_clockin_in1_reg,skctl_reg,clock_reg,clock_sync_reg,audf1_pulse,audf2_pulse,audf3_pulse,enable_179)
begin
clock_next <= clock_reg;
clock_sync_next <= clock_sync_reg;
clock_sync_next <= clock_reg;
if (enable_179='1') then
clock_next <= sio_clockin_in1_reg;
clock_sync_next <= clock_reg;
end if;
serout_enable <= '0';

Also available in: Unified diff