Revision 1314
Added by markw almost 5 years ago
| switch_pal_ntsc.vhd | ||
|---|---|---|
|
INPUT_CLK : IN STD_LOGIC;
|
||
|
PLL_CLKS : OUT STD_LOGIC_VECTOR(CLOCKS-1 downto 0);
|
||
|
|
||
|
RESET_N_OUT : OUT STD_LOGIC
|
||
|
RESET_N_OUT : OUT STD_LOGIC;
|
||
|
|
||
|
PLL_RECONFIG_DONE : OUT STD_LOGIC
|
||
|
);
|
||
|
END switch_pal_ntsc;
|
||
|
|
||
| ... | ... | |
|
|
||
|
signal reconfig_to_pal_reg : std_logic;
|
||
|
signal reconfig_to_pal_next : std_logic;
|
||
|
|
||
|
signal pll_enable_reg_sync_reg : std_logic;
|
||
|
|
||
|
BEGIN
|
||
|
|
||
| ... | ... | |
|
|
||
|
pll_enable_synchronizer : entity work.synchronizer
|
||
|
port map (clk=>CLK_RAW(SYNC_ON), raw=>pll_enable_reg, sync=>pll_enable_reg_sync);
|
||
|
|
||
|
|
||
|
pll_reconfig_done <= '1' when pll_enable_reg_sync_reg='0' and pll_enable_reg_sync='1' else '0';
|
||
|
|
||
|
process(CLK_RAW)
|
||
|
begin
|
||
|
if (CLK_RAW(SYNC_ON)'event and CLK_RAW(SYNC_ON)='1') then
|
||
|
pll_enable_reg_sync_reg <= pll_enable_reg_sync;
|
||
|
end if;
|
||
|
end process;
|
||
|
|
||
|
GEN_CLKCTRL:
|
||
|
for I in 0 to (CLOCKS-1) generate
|
||
Reset ps2 after pll change in case of stuck keys