|
|
|
# (C) 2001-2015 Altera Corporation. All rights reserved.
|
|
# Your use of Altera Corporation's design tools, logic functions and
|
|
# other software and tools, and its AMPP partner logic functions, and
|
|
# any output files any of the foregoing (including device programming
|
|
# or simulation files), and any associated documentation or information
|
|
# are expressly subject to the terms and conditions of the Altera
|
|
# Program License Subscription Agreement, Altera MegaCore Function
|
|
# License Agreement, or other applicable license agreement, including,
|
|
# without limitation, that your use is for the sole purpose of
|
|
# programming logic devices manufactured by Altera and sold by Altera
|
|
# or its authorized distributors. Please refer to the applicable
|
|
# agreement for further details.
|
|
|
|
# ACDS 14.0 200 linux 2015.01.04.13:35:35
|
|
|
|
# ----------------------------------------
|
|
# Auto-generated simulation script
|
|
|
|
# ----------------------------------------
|
|
# Initialize variables
|
|
if ![info exists SYSTEM_INSTANCE_NAME] {
|
|
set SYSTEM_INSTANCE_NAME ""
|
|
} elseif { ![ string match "" $SYSTEM_INSTANCE_NAME ] } {
|
|
set SYSTEM_INSTANCE_NAME "/$SYSTEM_INSTANCE_NAME"
|
|
}
|
|
|
|
if ![info exists TOP_LEVEL_NAME] {
|
|
set TOP_LEVEL_NAME "pll_pal"
|
|
}
|
|
|
|
if ![info exists QSYS_SIMDIR] {
|
|
set QSYS_SIMDIR "./../"
|
|
}
|
|
|
|
if ![info exists QUARTUS_INSTALL_DIR] {
|
|
set QUARTUS_INSTALL_DIR "/home/markw/fpga/altera/14.0/quartus/"
|
|
}
|
|
|
|
# ----------------------------------------
|
|
# Initialize simulation properties - DO NOT MODIFY!
|
|
set ELAB_OPTIONS ""
|
|
set SIM_OPTIONS ""
|
|
if ![ string match "*-64 vsim*" [ vsim -version ] ] {
|
|
} else {
|
|
}
|
|
|
|
set Aldec "Riviera"
|
|
if { [ string match "*Active-HDL*" [ vsim -version ] ] } {
|
|
set Aldec "Active"
|
|
}
|
|
|
|
if { [ string match "Active" $Aldec ] } {
|
|
scripterconf -tcl
|
|
createdesign "$TOP_LEVEL_NAME" "."
|
|
opendesign "$TOP_LEVEL_NAME"
|
|
}
|
|
|
|
# ----------------------------------------
|
|
# Copy ROM/RAM files to simulation directory
|
|
alias file_copy {
|
|
echo "\[exec\] file_copy"
|
|
}
|
|
|
|
# ----------------------------------------
|
|
# Create compilation libraries
|
|
proc ensure_lib { lib } { if ![file isdirectory $lib] { vlib $lib } }
|
|
ensure_lib ./libraries
|
|
ensure_lib ./libraries/work
|
|
vmap work ./libraries/work
|
|
ensure_lib ./libraries/altera
|
|
vmap altera ./libraries/altera
|
|
ensure_lib ./libraries/lpm
|
|
vmap lpm ./libraries/lpm
|
|
ensure_lib ./libraries/sgate
|
|
vmap sgate ./libraries/sgate
|
|
ensure_lib ./libraries/altera_mf
|
|
vmap altera_mf ./libraries/altera_mf
|
|
ensure_lib ./libraries/altera_lnsim
|
|
vmap altera_lnsim ./libraries/altera_lnsim
|
|
ensure_lib ./libraries/cyclonev
|
|
vmap cyclonev ./libraries/cyclonev
|
|
|
|
|
|
# ----------------------------------------
|
|
# Compile device library files
|
|
alias dev_com {
|
|
echo "\[exec\] dev_com"
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd" -work altera
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_standard_functions.vhd" -work altera
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/alt_dspbuilder_package.vhd" -work altera
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_europa_support_lib.vhd" -work altera
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_primitives_components.vhd" -work altera
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_primitives.vhd" -work altera
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/220pack.vhd" -work lpm
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/220model.vhd" -work lpm
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/sgate_pack.vhd" -work sgate
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/sgate.vhd" -work sgate
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_mf_components.vhd" -work altera_mf
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_mf.vhd" -work altera_mf
|
|
vlog "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_lnsim.sv" -work altera_lnsim
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/altera_lnsim_components.vhd" -work altera_lnsim
|
|
vlog "$QUARTUS_INSTALL_DIR/eda/sim_lib/aldec/cyclonev_atoms_ncrypt.v" -work cyclonev
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/cyclonev_atoms.vhd" -work cyclonev
|
|
vcom "$QUARTUS_INSTALL_DIR/eda/sim_lib/cyclonev_components.vhd" -work cyclonev
|
|
}
|
|
|
|
# ----------------------------------------
|
|
# Compile the design files in correct order
|
|
alias com {
|
|
echo "\[exec\] com"
|
|
vcom "$QSYS_SIMDIR/pll_pal.vho"
|
|
}
|
|
|
|
# ----------------------------------------
|
|
# Elaborate top level design
|
|
alias elab {
|
|
echo "\[exec\] elab"
|
|
eval vsim +access +r -t ps $ELAB_OPTIONS -L work -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev $TOP_LEVEL_NAME
|
|
}
|
|
|
|
# ----------------------------------------
|
|
# Elaborate the top level design with -dbg -O2 option
|
|
alias elab_debug {
|
|
echo "\[exec\] elab_debug"
|
|
eval vsim -dbg -O2 +access +r -t ps $ELAB_OPTIONS -L work -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev $TOP_LEVEL_NAME
|
|
}
|
|
|
|
# ----------------------------------------
|
|
# Compile all the design files and elaborate the top level design
|
|
alias ld "
|
|
dev_com
|
|
com
|
|
elab
|
|
"
|
|
|
|
# ----------------------------------------
|
|
# Compile all the design files and elaborate the top level design with -dbg -O2
|
|
alias ld_debug "
|
|
dev_com
|
|
com
|
|
elab_debug
|
|
"
|
|
|
|
# ----------------------------------------
|
|
# Print out user commmand line aliases
|
|
alias h {
|
|
echo "List Of Command Line Aliases"
|
|
echo
|
|
echo "file_copy -- Copy ROM/RAM files to simulation directory"
|
|
echo
|
|
echo "dev_com -- Compile device library files"
|
|
echo
|
|
echo "com -- Compile the design files in correct order"
|
|
echo
|
|
echo "elab -- Elaborate top level design"
|
|
echo
|
|
echo "elab_debug -- Elaborate the top level design with -dbg -O2 option"
|
|
echo
|
|
echo "ld -- Compile all the design files and elaborate the top level design"
|
|
echo
|
|
echo "ld_debug -- Compile all the design files and elaborate the top level design with -dbg -O2"
|
|
echo
|
|
echo
|
|
echo
|
|
echo "List Of Variables"
|
|
echo
|
|
echo "TOP_LEVEL_NAME -- Top level module name."
|
|
echo
|
|
echo "SYSTEM_INSTANCE_NAME -- Instantiated system module name inside top level module."
|
|
echo
|
|
echo "QSYS_SIMDIR -- Qsys base simulation directory."
|
|
echo
|
|
echo "QUARTUS_INSTALL_DIR -- Quartus installation directory."
|
|
}
|
|
file_copy
|
|
h
|