|
# Date: Wed Mar 18 19:59:48 2015
|
|
|
|
SET addpads = false
|
|
SET asysymbol = true
|
|
SET busformat = BusFormatAngleBracketNotRipped
|
|
SET createndf = false
|
|
SET designentry = VHDL
|
|
SET device = xc6slx9
|
|
SET devicefamily = spartan6
|
|
SET flowvendor = Other
|
|
SET formalverification = false
|
|
SET foundationsym = false
|
|
SET implementationfiletype = Ngc
|
|
SET package = tqg144
|
|
SET removerpms = false
|
|
SET simulationfiles = Behavioral
|
|
SET speedgrade = -3
|
|
SET verilogsim = false
|
|
SET vhdlsim = true
|
|
SET workingdirectory = ./tmp/
|
|
|
|
# CRC: 71981ec3
|