|
-- megafunction wizard: %ROM: 2-PORT%
|
|
-- GENERATION: STANDARD
|
|
-- VERSION: WM1.0
|
|
-- MODULE: altsyncram
|
|
|
|
-- ============================================================
|
|
-- File Name: sin_rom.vhd
|
|
-- Megafunction Name(s):
|
|
-- altsyncram
|
|
--
|
|
-- Simulation Library Files(s):
|
|
-- altera_mf
|
|
-- ============================================================
|
|
-- ************************************************************
|
|
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
|
--
|
|
-- 9.0 Build 132 02/25/2009 SJ Web Edition
|
|
-- ************************************************************
|
|
|
|
|
|
--Copyright (C) 1991-2009 Altera Corporation
|
|
--Your use of Altera Corporation's design tools, logic functions
|
|
--and other software and tools, and its AMPP partner logic
|
|
--functions, and any output files from any of the foregoing
|
|
--(including device programming or simulation files), and any
|
|
--associated documentation or information are expressly subject
|
|
--to the terms and conditions of the Altera Program License
|
|
--Subscription Agreement, Altera MegaCore Function License
|
|
--Agreement, or other applicable license agreement, including,
|
|
--without limitation, that your use is for the sole purpose of
|
|
--programming logic devices manufactured by Altera and sold by
|
|
--Altera or its authorized distributors. Please refer to the
|
|
--applicable agreement for further details.
|
|
|
|
|
|
LIBRARY ieee;
|
|
USE ieee.std_logic_1164.all;
|
|
|
|
LIBRARY altera_mf;
|
|
USE altera_mf.all;
|
|
|
|
ENTITY sin_rom IS
|
|
PORT
|
|
(
|
|
address_a : IN STD_LOGIC_VECTOR (10 DOWNTO 0);
|
|
address_b : IN STD_LOGIC_VECTOR (10 DOWNTO 0);
|
|
clock : IN STD_LOGIC ;
|
|
enable : IN STD_LOGIC := '1';
|
|
q_a : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
q_b : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
|
|
);
|
|
END sin_rom;
|
|
|
|
|
|
ARCHITECTURE SYN OF sin_rom IS
|
|
|
|
SIGNAL sub_wire0 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire2 : STD_LOGIC ;
|
|
SIGNAL sub_wire3_bv : BIT_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire3 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
|
|
|
|
|
|
COMPONENT altsyncram
|
|
GENERIC (
|
|
address_reg_b : STRING;
|
|
clock_enable_input_a : STRING;
|
|
clock_enable_input_b : STRING;
|
|
clock_enable_output_a : STRING;
|
|
clock_enable_output_b : STRING;
|
|
indata_reg_b : STRING;
|
|
init_file : STRING;
|
|
intended_device_family : STRING;
|
|
lpm_type : STRING;
|
|
numwords_a : NATURAL;
|
|
numwords_b : NATURAL;
|
|
operation_mode : STRING;
|
|
outdata_aclr_a : STRING;
|
|
outdata_aclr_b : STRING;
|
|
outdata_reg_a : STRING;
|
|
outdata_reg_b : STRING;
|
|
power_up_uninitialized : STRING;
|
|
widthad_a : NATURAL;
|
|
widthad_b : NATURAL;
|
|
width_a : NATURAL;
|
|
width_b : NATURAL;
|
|
width_byteena_a : NATURAL;
|
|
width_byteena_b : NATURAL;
|
|
wrcontrol_wraddress_reg_b : STRING
|
|
);
|
|
PORT (
|
|
clocken0 : IN STD_LOGIC ;
|
|
wren_a : IN STD_LOGIC ;
|
|
wren_b : IN STD_LOGIC ;
|
|
clock0 : IN STD_LOGIC ;
|
|
address_a : IN STD_LOGIC_VECTOR (10 DOWNTO 0);
|
|
address_b : IN STD_LOGIC_VECTOR (10 DOWNTO 0);
|
|
q_a : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
q_b : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data_a : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data_b : IN STD_LOGIC_VECTOR (7 DOWNTO 0)
|
|
);
|
|
END COMPONENT;
|
|
|
|
BEGIN
|
|
sub_wire2 <= '0';
|
|
sub_wire3_bv(7 DOWNTO 0) <= "00000000";
|
|
sub_wire3 <= To_stdlogicvector(sub_wire3_bv);
|
|
q_a <= sub_wire0(7 DOWNTO 0);
|
|
q_b <= sub_wire1(7 DOWNTO 0);
|
|
|
|
altsyncram_component : altsyncram
|
|
GENERIC MAP (
|
|
address_reg_b => "CLOCK0",
|
|
clock_enable_input_a => "NORMAL",
|
|
clock_enable_input_b => "NORMAL",
|
|
clock_enable_output_a => "BYPASS",
|
|
clock_enable_output_b => "BYPASS",
|
|
indata_reg_b => "CLOCK0",
|
|
init_file => "sin_rom.mif",
|
|
intended_device_family => "Cyclone III",
|
|
lpm_type => "altsyncram",
|
|
numwords_a => 2048,
|
|
numwords_b => 2048,
|
|
operation_mode => "BIDIR_DUAL_PORT",
|
|
outdata_aclr_a => "NONE",
|
|
outdata_aclr_b => "NONE",
|
|
outdata_reg_a => "UNREGISTERED",
|
|
outdata_reg_b => "UNREGISTERED",
|
|
power_up_uninitialized => "FALSE",
|
|
widthad_a => 11,
|
|
widthad_b => 11,
|
|
width_a => 8,
|
|
width_b => 8,
|
|
width_byteena_a => 1,
|
|
width_byteena_b => 1,
|
|
wrcontrol_wraddress_reg_b => "CLOCK0"
|
|
)
|
|
PORT MAP (
|
|
clocken0 => enable,
|
|
wren_a => sub_wire2,
|
|
wren_b => sub_wire2,
|
|
clock0 => clock,
|
|
address_a => address_a,
|
|
address_b => address_b,
|
|
data_a => sub_wire3,
|
|
data_b => sub_wire3,
|
|
q_a => sub_wire0,
|
|
q_b => sub_wire1
|
|
);
|
|
|
|
|
|
|
|
END SYN;
|
|
|
|
-- ============================================================
|
|
-- CNX file retrieval info
|
|
-- ============================================================
|
|
-- Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: BYTEENA_ACLR_A NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "1"
|
|
-- Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "1"
|
|
-- Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "1"
|
|
-- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "1"
|
|
-- Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "1"
|
|
-- Retrieval info: PRIVATE: CLRdata NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: CLRq NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: CLRrren NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: CLRwraddress NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: CLRwren NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: Clock NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: Clock_A NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: Clock_B NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: ECC NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: INDATA_ACLR_B NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "1"
|
|
-- Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
|
|
-- Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
|
|
-- Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
|
|
-- Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: MEMSIZE NUMERIC "16384"
|
|
-- Retrieval info: PRIVATE: MEM_IN_BITS NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: MIFfilename STRING "sin_rom.mif"
|
|
-- Retrieval info: PRIVATE: OPERATION_MODE NUMERIC "3"
|
|
-- Retrieval info: PRIVATE: OUTDATA_ACLR_B NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: OUTDATA_REG_B NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2"
|
|
-- Retrieval info: PRIVATE: REGdata NUMERIC "1"
|
|
-- Retrieval info: PRIVATE: REGq NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: REGrdaddress NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: REGrren NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: REGwraddress NUMERIC "1"
|
|
-- Retrieval info: PRIVATE: REGwren NUMERIC "1"
|
|
-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
|
|
-- Retrieval info: PRIVATE: USE_DIFF_CLKEN NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: UseDPRAM NUMERIC "1"
|
|
-- Retrieval info: PRIVATE: VarWidth NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: WIDTH_READ_A NUMERIC "8"
|
|
-- Retrieval info: PRIVATE: WIDTH_READ_B NUMERIC "8"
|
|
-- Retrieval info: PRIVATE: WIDTH_WRITE_A NUMERIC "8"
|
|
-- Retrieval info: PRIVATE: WIDTH_WRITE_B NUMERIC "8"
|
|
-- Retrieval info: PRIVATE: WRADDR_ACLR_B NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: WRADDR_REG_B NUMERIC "1"
|
|
-- Retrieval info: PRIVATE: WRCTRL_ACLR_B NUMERIC "0"
|
|
-- Retrieval info: PRIVATE: enable NUMERIC "1"
|
|
-- Retrieval info: PRIVATE: rden NUMERIC "0"
|
|
-- Retrieval info: CONSTANT: ADDRESS_REG_B STRING "CLOCK0"
|
|
-- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "NORMAL"
|
|
-- Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_B STRING "NORMAL"
|
|
-- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
|
|
-- Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_B STRING "BYPASS"
|
|
-- Retrieval info: CONSTANT: INDATA_REG_B STRING "CLOCK0"
|
|
-- Retrieval info: CONSTANT: INIT_FILE STRING "sin_rom.mif"
|
|
-- Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
|
|
-- Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
|
|
-- Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "2048"
|
|
-- Retrieval info: CONSTANT: NUMWORDS_B NUMERIC "2048"
|
|
-- Retrieval info: CONSTANT: OPERATION_MODE STRING "BIDIR_DUAL_PORT"
|
|
-- Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
|
|
-- Retrieval info: CONSTANT: OUTDATA_ACLR_B STRING "NONE"
|
|
-- Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED"
|
|
-- Retrieval info: CONSTANT: OUTDATA_REG_B STRING "UNREGISTERED"
|
|
-- Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
|
|
-- Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "11"
|
|
-- Retrieval info: CONSTANT: WIDTHAD_B NUMERIC "11"
|
|
-- Retrieval info: CONSTANT: WIDTH_A NUMERIC "8"
|
|
-- Retrieval info: CONSTANT: WIDTH_B NUMERIC "8"
|
|
-- Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
|
|
-- Retrieval info: CONSTANT: WIDTH_BYTEENA_B NUMERIC "1"
|
|
-- Retrieval info: CONSTANT: WRCONTROL_WRADDRESS_REG_B STRING "CLOCK0"
|
|
-- Retrieval info: USED_PORT: address_a 0 0 11 0 INPUT NODEFVAL address_a[10..0]
|
|
-- Retrieval info: USED_PORT: address_b 0 0 11 0 INPUT NODEFVAL address_b[10..0]
|
|
-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock
|
|
-- Retrieval info: USED_PORT: enable 0 0 0 0 INPUT VCC enable
|
|
-- Retrieval info: USED_PORT: q_a 0 0 8 0 OUTPUT NODEFVAL q_a[7..0]
|
|
-- Retrieval info: USED_PORT: q_b 0 0 8 0 OUTPUT NODEFVAL q_b[7..0]
|
|
-- Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
|
|
-- Retrieval info: CONNECT: @clocken0 0 0 0 0 enable 0 0 0 0
|
|
-- Retrieval info: CONNECT: @data_a 0 0 8 0 GND 0 0 8 0
|
|
-- Retrieval info: CONNECT: @wren_a 0 0 0 0 GND 0 0 0 0
|
|
-- Retrieval info: CONNECT: q_a 0 0 8 0 @q_a 0 0 8 0
|
|
-- Retrieval info: CONNECT: q_b 0 0 8 0 @q_b 0 0 8 0
|
|
-- Retrieval info: CONNECT: @address_a 0 0 11 0 address_a 0 0 11 0
|
|
-- Retrieval info: CONNECT: @address_b 0 0 11 0 address_b 0 0 11 0
|
|
-- Retrieval info: CONNECT: @data_b 0 0 8 0 GND 0 0 8 0
|
|
-- Retrieval info: CONNECT: @wren_b 0 0 0 0 GND 0 0 0 0
|
|
-- Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL sin_rom.vhd TRUE
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL sin_rom.inc FALSE
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL sin_rom.cmp FALSE
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL sin_rom.bsf FALSE
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL sin_rom_inst.vhd FALSE
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL sin_rom_waveforms.html FALSE
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL sin_rom_wave*.jpg FALSE
|
|
-- Retrieval info: LIB_FILE: altera_mf
|