repo2/eclaireXL_ITX/pll_gclk.cmp
|
component pll_gclk is
|
|
|
port (
|
|
|
refclk : in std_logic := 'X'; -- clk
|
|
|
rst : in std_logic := 'X'; -- reset
|
|
|
outclk_0 : out std_logic -- clk
|
|
|
);
|
|
|
end component pll_gclk;
|
|
|
|