repo2/sockit/altiobufo.cmp
302 | markw | --Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
|
|
--Your use of Altera Corporation's design tools, logic functions
|
|||
--and other software and tools, and its AMPP partner logic
|
|||
--functions, and any output files from any of the foregoing
|
|||
--(including device programming or simulation files), and any
|
|||
--associated documentation or information are expressly subject
|
|||
--to the terms and conditions of the Altera Program License
|
|||
--Subscription Agreement, the Altera Quartus II License Agreement,
|
|||
--the Altera MegaCore Function License Agreement, or other
|
|||
--applicable license agreement, including, without limitation,
|
|||
--that your use is for the sole purpose of programming logic
|
|||
--devices manufactured by Altera and sold by Altera or its
|
|||
--authorized distributors. Please refer to the applicable
|
|||
--agreement for further details.
|
|||
component altiobufo
|
|||
PORT
|
|||
(
|
|||
datain : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
|
|||
oe : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
|
|||
oe_b : IN STD_LOGIC_VECTOR (0 DOWNTO 0);
|
|||
dataout : OUT STD_LOGIC_VECTOR (0 DOWNTO 0);
|
|||
dataout_b : OUT STD_LOGIC_VECTOR (0 DOWNTO 0)
|
|||
);
|
|||
end component;
|