Project

General

Profile

327 markw
vhdl work ../../pll_pal.vhd
vhdl work ../example_design/pll_pal_exdes.vhd