repo2/common/components/fifo_cycloneV/fifo_transmit.cmp
| 496 | markw | --Copyright (C) 2016 Intel Corporation. All rights reserved.
|
|
--Your use of Intel Corporation's design tools, logic functions
|
|||
--and other software and tools, and its AMPP partner logic
|
|||
--functions, and any output files from any of the foregoing
|
|||
--(including device programming or simulation files), and any
|
|||
--associated documentation or information are expressly subject
|
|||
--to the terms and conditions of the Intel Program License
|
|||
--Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|||
--the Intel MegaCore Function License Agreement, or other
|
|||
--applicable license agreement, including, without limitation,
|
|||
--that your use is for the sole purpose of programming logic
|
|||
--devices manufactured by Intel and sold by Intel or its
|
|||
--authorized distributors. Please refer to the applicable
|
|||
--agreement for further details.
|
|||
component fifo_transmit
|
|||
PORT
|
|||
(
|
|||
clock : IN STD_LOGIC ;
|
|||
data : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|||
rdreq : IN STD_LOGIC ;
|
|||
wrreq : IN STD_LOGIC ;
|
|||
empty : OUT STD_LOGIC ;
|
|||
full : OUT STD_LOGIC ;
|
|||
q : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|||
usedw : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
|
|||
);
|
|||
end component;
|