Project

General

Profile

« Previous | Next » 

Revision 1335

Added by markw almost 4 years ago

Correct v3 sdc file, was effectively entirely missing which broke flash timing. Still needs more work since the sigma delta inputs are effectively not properly constrained.

View differences:

build.sh
`cp slave_timing_6502$bus.vhd $dir/slave_timing_6502.vhd`;
`cp swapbits $dir`;
`cp $type*.sdc $dir`;
`cp $type$board.sdc $dir/$type.sdc`;
`cp $type*.qpf $dir`;
`cp -r int_osc* $dir`;
`cp -r pll* $dir`;

Also available in: Unified diff