Project

General

Profile

Statistics
| Revision:

# Date Author Comment
1359 03/27/2023 08:43 PM markw

External clock triggers pulse on both edges. pot resets to 01 instead of 00. cycle exact corrections to audctl.

1350 03/18/2022 09:09 PM markw

Synchronous clock length bug fix

1347 09/29/2021 09:18 PM markw

Moved pokey to a folder