Activity
From 09/04/2017 to 10/03/2017
09/26/2017
- FO 09:35 PM Feature #55: Replace main CPU
- OK, fixed step(ii) and some bugs...
Now it starts to get more fun, onto step (iii)
09/24/2017
- FO 09:55 PM Feature #55: Replace main CPU
- Pinned some code from the or1k code base and openocd is running and communicating with the virtual tag I think.
Trying some test commands with it and they seem to make it though, but backwards. Trying to switch jtag shift register dir...
09/21/2017
- FO 09:46 PM Feature #55: Replace main CPU
- Step(i) completed:
Select JTAG chain connected to USB-Blaster [1-1].
Select device: @1: 5CE(BA4|FA4) (0x02B050DD).
(8 bits instruction, 32 bits address, 32 bits data, write 1 bit, size 2 bits)
Write 4 times into my 4 deep fifo......
09/18/2017
- 91 03:45 AM Feature #55: Replace main CPU
- Keep up the good work, foft. We do appreciate all the time and effort you put in!
Thank you.
09/17/2017
- SA 04:10 PM Feature #55: Replace main CPU
- foft wrote:
> Still on step(i) but progressing well!
Great to hear good news for this, regardless of the time of progress. :-)
- FO 02:00 PM Feature #55: Replace main CPU
- Still on step(i) but progressing well!
09/14/2017
- FO 07:23 PM Bug #59 (Closed): Game test: Crownland
09/12/2017
- AD 11:24 AM Bug #59: Game test: Crownland
- Save the video settings (yeah I know that doesn't make sense!)
- JO 06:37 AM Bug #59: Game test: Crownland
- Yes, it was the memory. Maybe I pushed the reset button after I set the memory. Sorry for the false alarm.
Btw. Is there a way to store the setting I make on the F12 screen?
09/10/2017
- FO 09:24 PM Feature #55: Replace main CPU
- I read up on the 'altera virtual jtag' and think I now understand how to get this connected, at least in theory.
I guess next steps that might make sense are:
i) Build a core with virtual jtag and signal tap and try to send it equiv...
09/08/2017
- SA 10:21 PM Feature #55: Replace main CPU
- :-)
- FO 10:06 PM Feature #55: Replace main CPU
- Been trying out openocd locally with the cpu running in verilator. gdb connects, code loads and runs. Pretty cool! OK I just ran some commands as documented but I'm still pleased:-)
I'm very impressed with this riscv cpu project - see... - JO 06:37 AM Bug #59: Game test: Crownland
- I feel myself sooooo dumb, if it is the reason. I have no access to my gear till next week, but that will be the first thing to check.
Sorry!
09/07/2017
- FO 09:39 PM Bug #59: Game test: Crownland
- It requires 128K, can you check what memory settings you have? I can only reproduce without extended ram.
- FO 07:44 PM Bug #59: Game test: Crownland
- I'll have to check, I thought that worked.
BTW this one is better than v14: svideo_gtia9.sof - JO 09:55 AM Bug #59 (Closed): Game test: Crownland
- Finally my USB-Blaster arrived and I could upgrade to the latest FW:v14
The game loads fine, and I can start playing. That's where the problem is: instead of the playfield graphics, only garbage appears on the screen, and the protagonis... - FO 07:43 PM Feature #55: Replace main CPU
- The author of the cpu kindly got back to me with some details.
The wishbone interface adaptor looks pretty easy.
Apparently the chip uses a non-standard debugging interface though. Which is good actually since its simpler. However ...
09/06/2017
- FO 09:44 PM Feature #55: Replace main CPU
- I've managed to get the spinal HDL project compiled, so now have a verilog or vhdl file for the CPU. It seems to have 3 ports. Instruction master, data master and debug slave. So I will need to map them into wishbone. They are also in th...